



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

METHOD OF FABRICATING SILICON CAPACITIVE SENSOR

5 CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation-in-part of commonly-owned, copending US Provisional Patent Application No. 60/091,909, filed July 7, 1998 by Ko et al.

Attention is directed to commonly-owned, copending PCT 10 Patent Application (Attorney's Docket No. DN1999-136), entitled DUAL OUTPUT CAPACITANCE INTERFACE CIRCUIT filed on even date herewith.

TECHNICAL FIELD OF THE INVENTION

15 The invention relates to pressure sensors and, more particularly, touch mode capacitive pressure sensors.

BACKGROUND OF THE INVENTION

In various industrial and commercial applications, it is 20 desired to measure pressure in a hostile environment, with a miniaturized sensor having good stability, low power consumption, robust structure, large over pressure protection range, and good linearity and sensitivity. For example, such a sensor could be used in conjunction with an 25 RF transponder disposed within a pneumatic tire as shown in commonly-owned, copending PCT Patent Application No. US98/07338 filed 14 April 1998, incorporated in its entirety by reference herein. Applications such as the pneumatic tire place additional requirements on the pressure sensor due to 30 the need for the sensor to withstand both the normal operating temperature and pressure ranges and also the much higher (many times the operating values) manufacturing temperature and pressure. For example, molding the sensor into a tire is but one illustration of an environment where 35 conventional sensors fail to meet these desired criteria.

Capacitive pressure sensors are known, and can be designed to meet many if not all of the desired characteristics. Capacitive pressure sensors generally 5 include two capacitive elements (plates, or electrodes), one of which is typically a thin diaphragm, and a gap between the electrodes. When a pressure is exerted on the diaphragm, the diaphragm deflects (deforms) and the size of the gap (in other words, the distance between the two capacitive 10 elements) varies. And, as the gap varies, the capacitance of the sensor varies. Such changes in capacitance can be manifested, by associated electronic circuitry, as an electronic signal having a characteristic, such as voltage or frequency, indicative of the pressure exerted upon the 15 sensor.

In the "normal" operation mode of a capacitive pressure sensor, the diaphragm does not contact the fixed electrode. The output capacitance is nonlinear due to an inverse relationship between the capacitance and the gap which is a 20 function of pressure P . This nonlinearity becomes significant for large deflections. Many efforts have been made to reduce the nonlinear characteristics of capacitive sensors either by modifying the structure of the sensors or by using special non-linear converter circuits.

25 Particularly advantageous for the achievement of linearity has been the development of "touch mode capacitive pressure sensors" (TMCPS). A particular class of capacitive pressure sensors operate in what is known as "touch mode". Touch mode sensors have been disclosed, for example, in Ding, 30 et al., Touch Mode Silicon Capacitive Pressure Sensors, 1990 ASME Winter Annual Meeting, Nov. 25, 1990, incorporated in its entirety by reference herein. They are further explained in Ko and Wang, Touch Mode Capacitive Pressure Sensors,

Sensors and Actuators 2303 (1999), also incorporated in its entirety by reference herein.

Conventional capacitive pressure sensors normally operate in a pressure range where the diaphragm is kept from contacting the underlying electrode, and normally exhibit nonlinear characteristics. This inherent non-linearity has led to the development of many linearization schemes using complex and costly interface circuits which include analog circuits and amplifiers, segment linearization, 5 microprocessor and ROM matrix linearization, etc. 10

In contrast thereto, touch mode capacitive pressure sensors, operating in the range where the diaphragm touches the insulating layer on the underlying electrode, exhibit near linear behavior in certain pressure ranges. The 15 increased linearity is attributable to the touched area (footprint) increasing linearly with applied pressure and the increased rigidity of the diaphragm after touch.

Furthermore, the touch mode capacitive pressure sensor has much higher sensitivity (large capacitance change per 20 unit pressure change) compared to conventional capacitive pressure sensors. Therefore, small environmentally-caused capacitance changes over time become insignificant and can be neglected. This makes the touch mode device a long term stable device over a wide range of environmental conditions. 25

These advantages are inherent with touch mode capacitive devices, no matter what materials are used for the diaphragm and the substrate.

Generally, touch mode capacitive pressure sensors differ from conventional capacitive pressure sensors (described 30 hereinabove) in that the diaphragm element is permitted to deflect sufficiently to come into actual physical contact with the underlying fixed capacitive element at a given pressure. Typically, a thin dielectric insulating layer on the fixed capacitive element prevents the diaphragm from

electrically shorting to the fixed capacitive element. As the pressure increases, the "footprint" of the diaphragm upon the fixed capacitive element increases, thereby altering the capacitance of the sensor, which can be manifested, by 5 associated electronic circuitry, as an electronic signal having a characteristic indicative of the pressure exerted upon the sensor. The major component of the touch mode sensor capacitance is that of the touched area footprint where the effective gap is the thickness of the thin insulator layer 10 between the pressed-together capacitive elements. Because of the small thickness and large dielectric constant of the isolation layer, the capacitance per unit area is much larger than that of the untouched area which still has an added air or vacuum gap. In a certain pressure range, the touched area 15 is nearly proportional to the applied pressure, and results in the nearly linear C-P (capacitance-pressure) characteristics of the touch mode pressure sensor. For the range of pressures in the touch mode operation region, the sensor capacitance varies with pressure nearly linearly and 20 the sensitivity (dC/dP) is much larger than that in the near linear region of a normal mode device. In addition to high sensitivity and good linearity, the fixed element substrate provides support to the diaphragm after it touches, thus enabling the device to have significant pressure over-load 25 protection. In summary, the advantages of TMCPS are nearly linear C-P characteristics, large overload protection, high sensitivity and simple robust structure that can withstand industrial handling and harsh environments.

As used herein, a "touch mode" capacitive pressure 30 sensor includes any capacitive pressure sensor wherein at least a portion of the operating range of the pressure sensor occurs while the diaphragm is in physical contact with the underlying capacitive element.

An early example of a capacitive touch mode pressure sensor is shown in United States Patent No. 3,993,939, entitled PRESSURE VARIABLE CAPACITOR, incorporated in its entirety by reference herein. This patent discloses a large 5 scale version of TMCPS with a variety of diaphragm constructions.

Some of the more recent efforts have focused on miniaturization, cost reduction, and performance improvements. An example is shown in United States Patent 10 No. 5,528,452, entitled CAPACITIVE ABSOLUTE PRESSURE SENSOR, incorporated in its entirety by reference herein. This patent discloses a sensor comprising a substrate having an electrode deposited thereon and a diaphragm assembly disposed on the substrate.

15 The TMCPS diaphragm can be made of different materials, such as silicon, poly-silicon, silicon nitride, polymeric materials, metal, and metallized ceramic. Each material choice has its advantages and disadvantages. For good stability, robust structure, and avoidance of temperature and 20 pressure related problems, the use of single crystal silicon is preferred, because it has well characterized, well understood, reliable and reproducible electrical and mechanical properties. The aforementioned United States Patent No. 5,528,452 discloses a preferred embodiment with a 25 single crystal silicon diaphragm, which is electrostatically bonded (anodic bonding) to a glass substrate. Although this provides a simple construction which avoids prior art problems with sealing of the vacuum chamber contained between the capacitive elements, it still requires special techniques 30 to fill the gap around the electrical feedthrough from the fixed electrode inside the vacuum chamber to the external electrical connection. The fixed electrode and the connected feedthrough consist of a thin layer of metal deposited on the surface of the glass substrate, covered by an insulating

layer. The feedthrough creates a raised line which must pass under the sealing edge of the silicon diaphragm assembly. In order to seal around the feedthrough, a groove is cut in the sealing edge of the silicon diaphragm assembly. With proper 5 shaping of the feedthrough and groove, and with proper alignment, a suitable heat treatment will cause the glass insulating layer to deform and seal the space around the feedthrough in the diaphragm assembly groove.

10 All-silicon capacitive pressure sensors are characterized by high pressure sensitivity, low mechanical interference and low temperature sensitivity. They can operate up to a temperature of about 300°C, and remain almost free of hysteresis.

15 Drift exhibited by silicon-to-glass capacitive pressure sensors is believed to be caused by mismatch between the thermal expansion coefficients of the glass and the silicon, and the stress built during fabrication. Other problems can arise under temperature extremes which may cause the glass or glass frit to outgas. Using silicon-to-silicon fusion bonding 20 technology, a single crystal capacitive pressure sensor can be realized. For silicon-to-silicon bonded structures, both wafers have the same thermal expansion coefficients, and a better thermal stability is expected than with the silicon-to-glass structure. Using the silicon fusion bonding method, 25 an ultra-stable, high temperature, capacitive pressure sensor can be made.

30 Silicon fusion bonding is a known technique for bonding together silicon components, either directly silicon-to-silicon, or via an intermediary silicon oxide layer. The latter technique is disclosed, for example, in United States Patent No. 3,288,656, entitled SEMICONDUCTOR DEVICE, incorporated in its entirety by reference herein. A limitation of this technique is that the surfaces to be bonded must be microscopically smooth in order to achieve the

intimate contact needed to form good silicon-to-silicon or silicon-to-silicon oxide fusion bonds.

An example of a capacitive pressure sensor with an all-silicon vacuum chamber fabricated using silicon fusion bonding can be seen in United States Patent No. 5,656,781, entitled CAPACITIVE PRESSURE TRANSDUCER STRUCTURE WITH A SEALED VACUUM CHAMBER FORMED BY TWO BONDED SILICON WAFERS, incorporated in its entirety by reference herein. This sensor avoids the problems of sealing around a feedthrough by placing the fixed electrode on a substrate adjacent to the silicon diaphragm but outside the silicon vacuum chamber. As such, the sensor cannot function in a touch mode since ambient pressure deflects the diaphragm away from the fixed electrode.

Another example of an all-silicon, touch mode capacitive pressure sensor is shown in United States Patent No. 5,706,565, entitled METHOD FOR MAKING AN ALL-SILICON CAPACITIVE PRESSURE SENSOR, incorporated in its entirety by reference herein. This patent discloses a sensor with a vacuum chamber formed as a cavity etched into a single crystal silicon wafer doped to be conductive, has an insulating oxide layer on top of the wafer, and a conductive heavily-doped (P+) single crystal silicon diaphragm which is bonded on top of the oxide layer. Among the problems inherent in this design are the expense of a relatively complicated process and "stray capacitance" effects. The patent refers to "conventional wafer-to-wafer bonding techniques" for bonding the diaphragm to the substrate. The conventional wafer-to-wafer bonding technique known to those practiced in the art is silicon fusion bonding, which requires microscopically smooth bonding surfaces, as mentioned hereinabove. In order to achieve such a smooth surface on a heavily doped silicon wafer, the conventional technique uses ion bombardment for the P+ doping, rather than

diffusion, because the diffusion process roughens the silicon wafer surface. Unfortunately, ion bombardment doping is much more time consuming, and therefore more expensive, than diffusion doping.

5 The term "stray capacitance" refers to capacitance other than the pressure-sensing capacitance, occurring elsewhere in the sensor or its measuring circuit. In the device of the United States Patent No. 5,706,565 mentioned hereinabove, the sensing capacitance occurs between the conductive diaphragm
10 and the fixed electrode (the conductive substrate at the bottom of the cavity), which are separated by a thin dielectric layer. The conductive silicon diaphragm is bonded to an insulating oxide layer on top of the conductive silicon substrate and this forms a second capacitor in parallel with
15 the sensing capacitor. The second capacitor provides stray capacitance with a value which is mainly determined by the oxide layer characteristics and by the total area of contact between the diaphragm and the oxide layer. In order to achieve a good bond, this surface area is typically large
20 enough to produce stray capacitance values more than an order of magnitude larger than the pressure sensing capacitance values.

Problems with capacitive pressure sensors can arise when the sensor must operate over a wide range of temperatures and
25 over a wide range of pressures. Moreover, in some instances, it is essential that the pressure sensor simply survive temporary extremely hostile temperatures and/or pressures, even though it is not operating. For example, molding a pressure sensor into a tire during the fabrication of the
30 tire is an example of a situation where the pressure sensor must survive extremely hostile ambient conditions.

An absolute pressure sensor should also preferably be stable, and free from base line drift problems, both short term and long term. These characteristics are particularly

important for applications such as sensors disposed inside tires, where ambient conditions vary significantly and access for maintenance and calibration is limited and relatively costly.

5

OBJECTS OF THE INVENTION

It is an object of this invention to provide a force sensor and a manufacturing method for a force sensor (such as 10 a capacitive pressure sensor) as defined in one or more of the appended claims and, as such, having the capability of being constructed and manufactured to accomplish one or more of the following subsidiary objects.

It is an object of this invention to provide a force 15 sensor and a manufacturing method for a force sensor (such as a capacitive pressure sensor) which has long term stability, and good linear sensitivity, even in harsh environments, both in operation and in OEM application of the sensor in manufactured goods, e.g., such as building the sensor into 20 the rubber of a pneumatic tire, and utilizing the sensor during operation of the tire.

It is an object that the sensor be rugged enough to survive and operate accurately and reliably in these harsh conditions.

25 It is a further object of this invention to provide a force sensor and a manufacturing method for a force sensor (such as a capacitive pressure sensor) which maintains a hermetic seal in the sensing cavity, while providing an isolated, buried electrical feedthrough to the fixed 30 electrode in the sensing cavity.

It is a further object of this invention to provide a force sensor and a manufacturing method for a force sensor (such as a capacitive pressure sensor made with a silicon substrate and diaphragm) which is cost reduced by providing a

means for silicon fusion bonding two silicon wafer surfaces, at least one of which is heavily doped by diffusion.

It is a further object of this invention to provide a force sensor and a manufacturing method for a force sensor 5 (such as a capacitive pressure sensor made with a silicon substrate and diaphragm) which improves sensor stability and accuracy by minimizing stray capacitance effects, and by providing a way for interface circuits to utilize an on-chip reference capacitor to minimize ambient temperature effects 10 on sensor sensitivity.

SUMMARY OF THE INVENTION

According to the invention, a first method of fabricating silicon capacitive sensors, comprises providing a 15 first silicon wafer and a second silicon wafer; etching a buried electrical feedthrough groove in the first silicon wafer; etching a sensing cavity and a contact cavity, each cavity connected to an opposing end of the groove; forming a continuous and connected conductive area in the bottoms of 20 the groove and the cavities; forming a P+ conductive diaphragm layer on the second silicon wafer by means of diffusion doping, then preparing the surface of the diaphragm layer for bonding by polishing with a chemical-mechanical polishing (CMP) process; then bonding the first and second 25 wafers together using a silicon fusion bonding (SFB) technique; dissolving the second silicon wafer except for the diaphragm; etching open a window through the diaphragm layer to the fixed electrode contact cavity on the first silicon wafer; and finally dicing the plurality of sensors formed by 30 this process.

As an optional extra step, the first process can include a step of forming an oxide layer over the conductive area in the bottom of the sensing cavity, thereby forming a dielectric layer to allow touch mode operation of the

capacitive sensor formed by this method. In the same step, an insulating layer of oxide would also be formed over the conductive area in the bottom of the groove and extending into the sensing cavity to provide a continuous insulating 5 layer over the conductive areas in the cavity and buried feedthrough groove.

Another optional step seals the buried feedthrough groove by depositing LTO (low temperature oxide) over the groove exit to the contact window. Doing this in a vacuum 10 creates a vacuum reference chamber out of the sensing cavity, allowing the sensor to read absolute pressure. Leaving this step out would create a differential pressure sensor. After creating a LTO layer, windows must be opened above the electrical contacts, and optionally over the sensing 15 diaphragm.

Another optional step provides a reference capacitor on the same chip, for reduced temperature sensitivity, by forming the reference capacitor using a conductive area near the surface of the substrate for a reference capacitor bottom 20 electrode, establishing an electrical connection to a reference capacitor bottom electrode contact, using the oxide layer as a fixed-gap reference capacitor dielectric, and the top electrode is the diaphragm layer which will not move with pressure over the reference capacitor area because there is 25 no cavity.

Another optional step provides better electrical connections to the chip by depositing a metal layer over the electrical contacts on the chip.

According to the invention, a second method (simplified 30 from the first method) of fabricating silicon capacitive sensors, comprises providing a first silicon wafer and a second silicon wafer; preparing the first silicon wafer with a thick layer of oxide on one side, with the thickness determined by a designed gap of a sensing cavity; forming

the sensing cavity by etching a designed cavity shape completely through the oxide layer; forming a P+ conductive diaphragm layer on the second silicon wafer by means of diffusion doping; then preparing the surface of the diaphragm

5 layer by polishing with a chemical-mechanical polishing (CMP) process before bonding the first and second wafers together using a silicon fusion bonding (SFB) technique; dissolving the second silicon wafer except for the diaphragm layer; etching through the diaphragm layer, stopping at the

10 underlying oxide layer to create a groove around the cavity and extending out to one side of the chip, so that the groove defines the extent of the sensing diaphragm (with a connecting path to a diaphragm contact area), and electrically isolates these areas from a remainder of the

15 diaphragm layer; etching a window through the diaphragm layer and the oxide layer, stopping at the underlying first silicon wafer, to create a fixed electrode contact cavity; and finally dicing the plurality of sensors which are formed by this process.

20 As an optional extra step for the second method, the first process can include a step of forming an oxide layer over the conductive area in the bottom of the sensing cavity, thereby forming a dielectric layer to allow touch mode operation of the capacitive sensor formed by this method.

25 Another optional step in the second method uses the area covered by the remainder of the diaphragm layer (i.e., not over the sensing cavity) as an on-chip reference capacitor with the substrate as a bottom electrode (shared with the sensing capacitor), with the solid oxide layer as a fixed

30 dielectric, and with the remainder of the diaphragm layer as a top electrode.

As in the first method, another optional step provides better electrical connections to the chip by depositing a metal layer over the electrical contacts on the chip.

Two techniques are features of the sensors and manufacturing methods of this invention.

The buried feedthrough technique utilized in the first method, described hereinabove, can be applied to any process 5 needing to feed an electrical connection into a sealed silicon cavity. The buried feedthrough consists of a conductor in a shallow groove which is almost filled with an optional covering insulating oxide layer. The gap between the top of the insulator and the second silicon wafer which 10 is bonded over the groove and cavity, can then be sealed with LTO.

The second special technique of this invention is a method for forming a silicon-to-silicon fusion bond (SFB) wherein at least one of the two surfaces to be bonded has 15 been heavily boron-doped by means of diffusion, which is a less-costly way of doping, but creates a rough silicon surface unsuitable for good SFB joints. The technique is to prepare each doped surface for SFB by polishing the surface in a Chemical-Mechanical Polishing (CMP) process.

20

BRIEF DESCRIPTION OF THE DRAWINGS

Reference will be made in detail to preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings (Figures). The 25 drawings are intended to be illustrative, not limiting. Although the invention will be described in the context of these preferred embodiments, it should be understood that it is not intended to limit the spirit and scope of the invention to these particular embodiments.

30 Certain elements in selected ones of the drawings may be illustrated not-to-scale, for illustrative clarity. The cross-sectional views, if any, presented herein may be in the form of "slices", or "near-sighted" cross-sectional views, omitting certain background lines which would otherwise be

visible in a true cross-sectional view, for illustrative clarity.

Elements of the figures are typically numbered as follows. The most significant digits (hundreds) of the reference number corresponds to the figure number. Elements of Figure 1 are typically numbered in the range of 100-199. Elements of Figure 2 are typically numbered in the range of 200-299. Similar elements throughout the drawings may be referred to by similar reference numerals. For example, the element 199 in a figure may be similar, and possibly identical to the element 299 in an other figure. In some cases, similar (including identical) elements may be referred to with similar numbers in a single drawing. For example, each of a plurality of elements 199 may be referred to individually as 199a, 199b, 199c, etc., and the complete set of elements 199a, 199b, 199c, etc. may be referred by the group reference 199. Such relationships, if any, between similar elements in the same or different figures will become apparent throughout the specification, including, if applicable, in the claims and abstract.

The structure, operation, and advantages of the present preferred embodiment of the invention will become further apparent upon consideration of the following description taken in conjunction with the accompanying drawings, wherein:

25 Figure 1A is a side cross sectional view of a single chip portion of wafer A after Step 1 of the first SFB TMCPS manufacturing process, taken on a line 1K-1K through Figure 1L, according to the invention;

30 Figure 1B is a side cross sectional view of a single chip portion of wafer A after Step 2 of the first SFB TMCPS manufacturing process, taken on a line 1K-1K through Figure 1L, according to the invention;

Figure 1C is a side cross sectional view of a single chip portion of wafer A after Step 3 of the first SFB TMCPS

manufacturing process, taken on a line 1K-1K through Figure 1L, according to the invention;

5 Figure 1D is a side cross sectional view of a single chip portion of wafer A after Step 4 of the first SFB TMCPS manufacturing process, taken on a line 1K-1K through Figure 1L, according to the invention;

10 Figure 1E is a side cross sectional view of a single chip portion of wafer A after Step 5 of the first SFB TMCPS manufacturing process, taken on a line 1K-1K through Figure 1L, according to the invention;

Figure 1F is a side cross sectional view of a single chip portion of wafer A assembled with wafer B after Step 5 of the first SFB TMCPS manufacturing process, taken on a line 1K-1K through Figure 1L, according to the invention;

15 Figure 1G is a side cross sectional view of a single chip portion of wafer A assembled with wafer B after Step 7 of the first SFB TMCPS manufacturing process, taken on a line 1K-1K through Figure 1L, according to the invention;

20 Figure 1H is a side cross sectional view of a single chip portion of wafer A assembled with wafer B after Step 8 of the first SFB TMCPS manufacturing process, taken on a line 1K-1K through Figure 1L, according to the invention;

25 Figure 1I is a side cross sectional view of a single chip portion of wafer A assembled with wafer B after Step 9 of the first SFB TMCPS manufacturing process, taken on a line 1K-1K through Figure 1L, according to the invention;

30 Figure 1J is a side cross sectional view of a single chip portion of wafer A assembled with wafer B after Step 10 of the first SFB TMCPS manufacturing process, taken on a line 1K-1K through Figure 1L, according to the invention;

Figure 1K is a side cross sectional view of a single chip portion of wafer A assembled with wafer B after Step 11 of the first SFB TMCPS manufacturing process, taken on a line 1K-1K through Figure 1L, according to the invention;

Figure 1L is a partially cut-away three dimensional view of a finished SFB TMCPS at the completion of the first SFB TMCPS manufacturing process, according to the invention;

5 Figure 2A is a side cross sectional view of a single chip portion of wafer A after Step 2 of the second SFB TMCPS manufacturing process, taken on a line 2F-2F through Figure 2G, according to the invention;

10 Figure 2B is a side cross sectional view of a single chip portion of wafer A after Step 3 of the second SFB TMCPS manufacturing process, taken on a line 2F-2F through Figure 2G, according to the invention;

15 Figure 2C is a side cross sectional view of a single chip portion of wafer A assembled with wafer B after Step 4 of the second SFB TMCPS manufacturing process, taken on a line 2F-2F through Figure 2G, according to the invention;

20 Figure 2D is a side cross sectional view of a single chip portion of wafer A assembled with wafer B after Step 5 of the second SFB TMCPS manufacturing process, taken on a line 2F-2F through Figure 2G, according to the invention;

25 Figure 2E is a side cross sectional view of a single chip portion of wafer A assembled with wafer B after Step 6 of the second SFB TMCPS manufacturing process, taken on a line 2F-2F through Figure 2G, according to the invention;

30 Figure 2F is a side cross sectional view of a single chip portion of wafer A assembled with wafer B after Step 7 of the second SFB TMCPS manufacturing process, taken on a line 2F-2F through Figure 2G, according to the invention;

Figure 2G is a top plan view of a finished SFB TMCPS at the completion of the second SFB TMCPS manufacturing process, according to the invention; and

Figure 3 is a side cross sectional view of an example of a chemical-mechanical polishing (CMP) process, according to the invention.

DETAILED DESCRIPTION OF THE INVENTION

A silicon capacitive pressure sensor according to the present invention has the advantages of good stability over time, low power consumption, robust structure, large over pressure tolerance, large range, increased linearity and sensitivity, and improved temperature characteristics allowing simplified reading circuitry. The disclosed fabrication methods allow for reduced manufacturing costs due to reduced process time, simplified process steps, and improved process yield.

The present invention is directed to the design, fabrication and packaging of silicon capacitive pressure sensors for industrial and other applications where time stable operation over wide measurement ranges in difficult environments is required. The present sensor preferably operates in the touch mode with a zero suppression feature. However, non-touch mode operation is also usable. The present design approaches and manufacturing techniques result in unique performance.

While the present invention is particularly directed to the art of touch mode capacitive absolute pressure sensors, and will thus be described with specific reference thereto, it will be appreciated that the invention may have usefulness in other fields and applications such as for acceleration and force sensors, and for diaphragm type actuators.

The structure, operation, and advantages of the present preferred embodiments of the invention will become further apparent upon consideration of the following description taken in conjunction with the accompanying drawings.

Figure 1L illustrates most of the elements of a first preferred embodiment of an all-silicon touch mode capacitive pressure sensor (TMCPS) 100 based on silicon fusion bond (SFB) technology. It consists of a conductive, deformable

single crystal silicon diaphragm 152 with thickness "h" forming the top capacitive element (moving electrode) for both the sensing capacitor 140 and an optional reference capacitor 141. The diaphragm 152 is silicon fusion bonded 5 to the surface of a second single crystal silicon wafer 102 (wafer A), via an intermediary oxide layer 104a''. The wafer A (102) has several features including a sensing cavity 108 and a contact cavity 110, both of depth "g" below the wafer 102 surface. Connecting the sensing cavity 108 10 and the contact cavity 110 is a groove 106 of a lesser depth "d". Optional features, shown in Figure 1L, are a reference capacitor groove 107a, a reference capacitor contact groove 107c, and a reference capacitor feedthrough groove 107b which connects the reference capacitor groove 107a to the 15 reference capacitor contact groove 107c. These three optional grooves 107 (107a, 107b and 107c) are all at a depth "d1" which is less than or approximately the same as the depth "d" of groove 106. The shaded areas in the bottom of the cavities and grooves represent areas 112, 113 of the 20 silicon substrate which have been rendered conductive to form a sensing capacitor fixed electrode 112a, a fixed electrode contact 112c, and a "buried feedthrough" 112b which electrically connects the fixed electrode 112a and its external contact 112c. The conductive area 113 is optional 25 if a reference capacitor is desired, and consists of a reference capacitor bottom electrode 113a, a reference capacitor bottom electrode contact 113c, and a feedthrough 113b which electrically connects the reference capacitor bottom electrode 113a, to its external contact 113c. Three 30 metal electrical contact pads are shown deposited on top of their corresponding contacts: the fixed electrode contact pad 130 (above contact 112c), the optional reference capacitor contact pad 131 (above optional contact 113c), and the top electrode contact pad 132 (providing a metal

connection pad for the conductive silicon layer 152 which comprises the sensing capacitor's diaphragm/top electrode and also the optional reference capacitor's top electrode). Not shown in Figure 1L are insulating layers which are 5 formed on top of the bottom electrodes 112a (and optionally 113a), and partially filling the groove(s) 106 (and optionally 107b) on top of the feedthrough(s) 112b (and optionally 113b).

10 CHEMICAL MECHANICAL POLISHING

As mentioned hereinabove, the diaphragm 152, made from a single crystal silicon wafer 150 ("wafer B"), is bonded to another single crystal silicon wafer 102 ("wafer A") using silicon fusion bonding (SFB). Although SFB is a well-established bonding technique, its applicability has been limited in the prior art to bonding silicon and/or oxidized silicon surfaces which must be microscopically smooth in order to achieve a strong, durable, hermetically-sealed bond. This smoothness requirement is routinely met for the 15 top surface of wafers such as wafer A (102), whether it is doped as N or P-type silicon, and with or without an insulating oxide layer such as layer 104a''. The problem in the prior art has occurred when the silicon surface to be bonded needs to be a heavily doped P+ layer such as the 20 diaphragm 152. Heavily boron doped silicon (P+) is commonly used as an etch-stop layer to make microstructures, such as diaphragms and beams. The dimension of the structures made from the P+ layer can be precisely controlled, and the P+ layer is suitably conductive to allow the diaphragm 152 to 25 be a capacitor electrode without metalizing. However, silicon fusion bonding of P+ is difficult. A known, low cost P+ doping process is heavy boron doping by diffusion, but this diffusion process creates a rough surface on the 30 silicon wafer, with a high density of pits and dislocation

lines which make the surface unsuitable for SFB. The pits and lines greatly reduce the wafer-to-wafer contact area, hence reducing the silicon fusion bonding force. The conventional solution has been to do the desired P+ doping 5 by the much more time-consuming, and therefore more expensive, process of ion bombardment.

An important feature of this invention is a step in the manufacturing method which utilizes chemical-mechanical polishing (CMP) on the rough surfaced side 152 of wafer B 10 150 after using diffusion doping to create the P+ diaphragm layer 152 in the wafer B (150). Although the CMP process is well known in the art, this invention has developed a novel application of CMP to make possible a cost-reduced process for joining P+ silicon wafer surfaces. For the application 15 of this invention, the CMP process and equipment are illustrated in Figure 3. The wafer polished 350 (compare 150) to be is held from the top in a rotating polishing head 360, and pressed flat against the rotating polishing plate 362. The chemical-mechanical polishing medium is a slurry 20 370 which is supplied to the surface of the polishing plate 362 in a way which maintains a suitable layer of slurry 370 between the polishing plate 362 and wafer 350. A slurry 370 such as SC-1 by Cabot, with an aggregate particle size of 100 nm and primary particle size of 30 nm can be used. 25 Since the slurry contains both abrasive particles and a chemical etchant, the wafer 350 is subjected to both mechanical wearing and chemical etching simultaneously during polishing. Protrusions of different heights on the surface of the silicon wafer 350 will experience different 30 pressures and consequently different wearing and etching. The difference in the removal rate will lead to smoothing of the surface. In a typical trial of the invented process, after 3 minutes of such CMP polishing the polished surface of wafer 350 had a micro-smoothness compatible with the

surface of a blank device-graded wafer. After CMP, cost-effective diffusion doped P+ silicon wafer surfaces such as 152 become bondable by standard SFB techniques.

The annealing process for silicon fusion bonding limits 5 the selection of the bottom electrode(s) 112a (and optionally 113a) of the capacitive sensor 140 and the optional reference capacitor 141. The same is true for the other conductive areas: the feedthrough(s) 112b (and optionally 113b) and the contact(s) 112c (and optionally 10 113c). The conductive areas cannot use common metals, such as aluminum or platinum (as is commonly done in a silicon-glass structure) since the SFB annealing temperature is normally higher than the eutectic temperature of most metals with the silicon substrate material. Besides furnace 15 contamination considerations, the metal can alloy with silicon at the SFB annealing temperatures to cause high resistivity, open circuits, and difficulty to wire bond in the sensor packaging. A boron heavily diffused layer (P+) on the N-type silicon substrate 102 is used for the 20 conductive areas 112 (and optionally 113) of the substrate 102 as it will provide sufficiently low resistivity after the final SFB annealing process. An added advantage is that the P+ conductive areas can also be easily wire-bonded even without metalization.

25

THE BURIED FEEDTHROUGH

The "buried feedthrough" 112b is an important feature of this invention, and is best seen illustrated in cross section view in Figure 11. A touch mode capacitive 30 pressure sensor needs an electrical connection 112b between the bottom electrode 112a in the cavity 108 and the contact 112c for connection to an external interface circuit (not shown). For the preferred embodiment 100 which can measure absolute pressure, the cavity 108 must be evacuated and

hermetically sealed to the diaphragm 152. Even though the conductors 112 of this invention are formed by a heavily doped boron diffusion process, rather than metal deposition, because of doping concentration dependent oxidation there is 5 usually a step generated in the doped feedthrough region if the feedthrough is on the silicon surface, even when the feedthrough is covered by an insulating layer of oxide 114 or 104a''. This would cause difficulties for silicon fusion bonding and hermetic sealing. In the buried feedthrough 10 design of this invention, the feedthrough 112b is P+ diffusion doped in the bottom of a shallow groove 106 of depth d' (e.g., approximately 2.1-3.1 μm) below the SFB (top) surface of the oxide layer 104a'', and then covered in the groove 106 with an insulating layer of oxide 114b of 15 thickness t2 (e.g., approximately 0.2-0.3 μm) which only partially fills the depth of the groove 106, leaving a groove gap 106'. A subsequent process step can be used to hermetically seal the vacuum cavity of the sensor by depositing a layer 120 of low temperature oxide (LTO) (e.g., 20 400 mTorr, 450°C) if an absolute pressure TMCPS is desired. By omitting the LTO layer 120 (especially the sealing portion 120b), the groove gap 106' can be used as a channel for a second pressure in a differential pressure version of a TMCPS. It should be noted that, unlike the prior art, 25 this buried feedthrough technique promotes good silicon fusion bonding without any wafer-to-wafer alignment requirements.

STRAY CAPACITANCE, FLOATING ELECTRODES, REFERENCE

30 CAPACITORS

Two features of this invention ensue from sensor design and manufacturing methods which address the problems of stray capacitance in silicon fusion bonded touch mode capacitive pressure sensor (SFB TMCPS). These features are

illustrated, for example, in Figure 1L, and comprise a floating bottom electrode 112a and buried feedthrough 112b, and also the optional addition of a reference capacitor 141 on the same chip 100 as the sensing capacitor 140.

5 It has been observed in the art that one drawback of silicon fusion bonded capacitive pressure sensors is that they have large zero-pressure capacitance, which makes the sensed capacitance much less than the background capacitance and thus limits applications of some capacitive interface

10 circuits. For example, a typical SFB TMCPS has a measuring sensitivity of 0.086 pF/psi in a linear region from 30-70 psi, but the zero-pressure capacitance can be as high as 7.3 pF. The large zero-pressure capacitance originates from the relatively large SFB bonding area and the insulating oxide

15 layer 104a'' with a large dielectric constant which lies between the diaphragm layer 152 and the substrate 102 to which it is bonded. The bonded area creates an extra capacitor (creating "stray capacitance") which lies indistinguishably in parallel with the sensing capacitor 140

20 but cannot be electrically accessed separately. At zero pressure, since the deflection of the diaphragm 152 is small, the gap distance between diaphragm 152 and the bottom electrode 112a is large. Therefore the capacitance of the air-gap capacitor contributes a small part to the overall

25 capacitance at zero pressure so the zero pressure capacitance is mainly determined by the stray capacitance created by the bonding area. For a given set of material properties and thicknesses, the stray capacitance will be roughly proportional to the size of the bonded area between

30 the diaphragm 152 and the oxide layer 104a''. Attempts to minimize this bonding area must be balanced against a bonding area size big enough to ensure a hermetic seal and good mechanical support of the diaphragm 152.

Besides minimizing the bonding area, another way to reduce stray capacitance in an SFB TMCPS is to reduce the conductivity of the substrate 102 and to electrically isolate ("float") the bottom electrode 112a. As a feature 5 of the first preferred embodiment of this invention, represented by Figure 1L, this is accomplished by using N-type silicon for the substrate 102 wafer A, and by creating a floating bottom electrode 112a through the use of P+ doping for only the area of the electrode 112a and its 10 electrical feedthrough 112b. Also, the sensing area (of the electrode 112a) is maximized relative to the total chip 100 area, and the non-sensing area of the feedthrough 112b (which contributes to the stray capacitance) is minimized by using a narrow groove 106, recessed below the surface with a 15 partial air/vacuum gap (106' in Figure 1I). Thus the floating electrode 112a design with buried feedthrough 112b is an advantageous feature of this invention which reduces stray capacitance effects.

Another approach to dealing with stray capacitance 20 involves the use of reference capacitors to attempt to null out the zero pressure capacitance. In much of the prior art, the reference capacitor has been included in the interface circuits, but this can require complex circuitry and even then may not assure that the reference capacitor in 25 the interface circuit changes with ambient conditions in the same way as the stray capacitance in the sensor. These problems are avoided when the reference capacitor is formed on the same silicon chip as the sensing capacitor and its accompanying stray capacitance. An advantageous feature of 30 this invention is sensor designs which enable the implementation of a reference capacitor (e.g., 141, 241) on the same silicon chip (e.g., 100, 200) as the sensing capacitor (e.g., 140, 240).

Interface circuits, such as the CP10, CP11 and CP12 (portions of which are disclosed in THE commonly owned co-pending PCT patent application entitled DUAL CAPACITIVE INTERFACE CIRCUIT (Attorney's Docket No. DN1999-136), which 5 are CMOS switched-capacitor C-V and C-F converters, can be used to overcome the obstacles presented by the large zero pressure or stray capacitance. Such converters have the ability to null out the zero pressure capacitance and to adjust the sensitivity and offset independently. The 10 outputs of both converters are proportional to the charge difference between the measuring capacitor and a reference capacitor, which can be expressed as:

$$V = \frac{V_g C_x - V_o C_o}{C_f} \quad (1)$$

15

and

$$F = k(V_g C_x - V_o C_o) \quad (2)$$

where V is an interface circuit's DC output voltage, F is an interface circuit's output frequency, C_x and C_o are the 20 sensed capacitance and the reference capacitance, respectively, V_g and V_o are two DC voltages that can be used to control the gain, and C_f is a constant capacitance, which can be used to adjust the circuit's sensitivity. It can be seen from equation (1) that if a smaller C_f is used, then a 25 larger voltage sensitivity can be obtained. The reference capacitor built into the sensor structure can be used as the C_o in the interface circuit. Since it is fabricated and operated under the same conditions as the sensing capacitor C_x , the built-in reference capacitor has the same temperature 30 characteristics as the sensing capacitor. This property is beneficial for the temperature stability of the sensor when it is used with a converter such as the CP-10, CP-11, or CP-

12. In a test with a sensor 200 (see Figure 2G) made according to this invention using the built-in reference C_o (capacitor 241) instead of an external C_o , the sensitivity in the linear touch mode operation range is 40 mV/psi where the 5 gain setting capacitor C_f in a CP-10 interface is 10 pF. The temperature performance was improved to a relative error of $\pm 0.66\%$ in the temperature range from 27 °C to 100 °C, compared to $\pm 4.1\%$ for a similar sensor using an external reference C_o capacitor (and without a built-in reference 10 capacitor 241).

A PREFERRED EMBODIMENT OF A SFB TMCPS MANUFACTURING PROCESS

Referring to the drawings, Figures 1A to 1K illustrate 15 representative steps of a first preferred embodiment 100 of a structure and manufacturing process design for a touch mode capacitive pressure sensor (TMCPS) based on silicon fusion bonding (SFB) technology. The resulting sensor 100 embodiment can be seen in Figure 1L, shown in a partially 20 cutaway 3D view. Although these figures illustrate a single sensor at various stages in the process, it should be understood that these process steps are applied simultaneously to all the plurality of sensors, not shown, but contained within the bounds of the same wafer assembly 25 which contains the illustrated sensor.

A first exemplary SFB TMCPS fabrication process, for fabricating a plurality of SFB TMCPS sensors according to the invention, includes the following process steps. Although the steps are numbered for convenient reference, it 30 is within the scope of this invention to fabricate a sensor using some or all of these steps, and in any order. It should also be understood that the labeling of the steps is arbitrary, for the convenience of this explication, so that

a given "step" may actually include several discrete manufacturing processes or process stages.

Step 0. Begin with two single crystal silicon wafers:

5 Wafer A (102) and Wafer B (150). Wafer A (102) is, for example, an N-type silicon wafer, <100> orientation, with a resistivity of 5-10 ohms. Wafer A (102) is used as the substrate for the sensor 100 and includes a cavity for the bottom (fixed) electrode 112a of each sensor 100, plus
10 various other features as will become evident from the following description. Wafer B (150) is, for example, a P-type silicon wafer, <100> orientation, with a resistivity of 2-5 ohm-cm. Wafer B (150) is used to form the diaphragm capacitive element (electrode) 152 of each sensor 100.

15

Step 1. Figure 1A illustrates Wafer A (102) with a thin (e.g., approximately 5000 Å) layer of oxide 104 (104a, 104b) thermally grown on both flat sides (to prevent wafer buckling), to be used as an etching mask.

20

Step 2. Figure 1B illustrates a feedthrough groove 106 which has been etched into Wafer A (102) for the electrical feedthrough 112b from the fixed electrode 112a in the cavity 108 to the electrical contact 112c outside of the cavity
25 108. Using "Mask 1", the oxide 104a is patterned (using known techniques) followed by a silicon etch (e.g., using SF6-based plasma silicon etching) to form a feedthrough groove 106 of initial depth "d" which is, for example, approximately 0.1 µm deep in the silicon below the oxide
30 layer.

If the sensor 100 is to have an optional reference capacitor 141 (see Figure 1L), then this Step 2 would also include etching grooves 107 (107a, 107b, 107c) for the reference capacitor groove 107a, the reference capacitor

feedthrough groove 107b, and the reference capacitor contact groove 107c. If "Mask 1" is made to include the grooves 107 along with the groove 106, then all of these grooves 106, 107 could be patterned and etched

5 simultaneously, and the grooves 107 would be at a depth below the silicon 102 surface measuring "d1" which is approximately the same as depth "d" of the feedthrough groove 106. In an alternate embodiment, a separate "Mask 1a" could be used for the grooves 107 after the pattern &

10 etch is completed for "Mask 1". In this embodiment, the "Mask 1a" would be used to pattern the oxide layer 104a followed by a shorter-time silicon etch, or even no etch, in order to produce grooves 107 which are at a depth "d1" which is less than groove 106 depth "d", and could even be at zero

15 depth, i.e. exposing the surface of the silicon 102 below the patterned grooves in the oxide layer 104a.

Step 3. Figure 1C illustrates a sensing cavity 108 and a contact cavity 110 which have been etched so that they

20 connect via the feedthrough groove. Using "Mask 2", the oxide is patterned followed by a silicon etch. The depth of the silicon etch is controlled to achieve an initial sensing cavity depth "g" which will ultimately (see Step 4) determine the desired sensing capacitor gap "g'" (electrode

25 separation distance, e.g., 6 μm). Optionally, over-etch to create a step or, alternatively, a rounded-off edge around the periphery of the cavity 108. Finally, remove the oxide 104a and thermally grow another thin (e.g., approximately 5000 \AA) oxide layer 104a' for use as a diffusion mask.

30

Step 4. Figure 1D illustrates the connected conductive P+ areas 112 (112a, 112b, 112c) formed in the silicon at the bottom of the sensing cavity 108, the feedthrough groove 106, and the contact cavity 110, respectively. It should be

noted that the P+ conductive area 112b includes portions which are formed in the vertical walls of the sensing cavity 108 and the contact cavity 110 in order to connect area 112a to area 112b to area 112c (also see Figure 1L). Using "Mask 5 3", first pattern the oxide layer 104a', and then heavily-dope (P+) the exposed silicon by boron diffusion (e.g., using solid source BN at approximately 1120°C for one hour) to form the conductive areas 112. In order to get good step coverage over the sensing cavity 108 of a few microns deep, 10 a thick photoresist may be used.

If the sensor 100 is to have an optional reference capacitor 141 (see Figure 1L), then this Step 4 would also include forming the conductive P+ areas 113 (113a, 113b, 113c) in the silicon at the bottom of the reference 15 capacitor groove 107a, the reference capacitor feedthrough groove 107b, and the reference capacitor contact groove 107c, respectively. If "Mask 3" is made to include the areas 113 along with the areas 112, then all of these areas 112, 113 could be patterned and P+ doped simultaneously.

20 After P+ doping, remove the boron glass which grows during the boron diffusion process (e.g., heat treat in an oxygen atmosphere to soften the borosilicate glass so that it can be removed by etching in BHF), and then strip off the now-contaminated oxide layer 104a'.

25 Step 5. Figure 1E illustrates the formation of new insulating oxide layers 104a'', 114a, 114b, and 114c over the wafer A (102) top surface, the bottom (fixed) electrode 112a, the buried feedthrough 112b, and the fixed electrode 30 contact 112c, respectively. It should be noted that any of these new "oxide" layers could optionally be nitride or a combination of silicon oxide and silicon nitride in keeping with common practice to reduce stress. Using suitable masks (Masks 4a, 4b, etc. as needed) and known techniques (e.g.,

wet oxidation at 950 °C) grow a thick insulating oxide layer 104a'' (e.g., thickness "t3" of 2-3 μm) on the top surface of wafer A (102). Similarly grow a thin insulating oxide layer 114b (e.g., thickness "t2" of 0.2-0.3 μm) over the 5 buried feedthrough 112b. And similarly grow an insulating oxide layer 114a (e.g., thickness "t1" of 0.2-0.6 μm) over the fixed electrode 112a. It should be noted that these thicknesses are important and should be calculated to meet the design criteria for the specific TMCPS being 10 manufactured. There is also an oxide layer 114c grown over the fixed electrode contact 112c. The thickness of this layer is not important as it will be stripped off again in a later step. It can be any convenient thickness, such as 0.1-3.0 μm .

15 The oxide layer 114a is the dielectric layer between the sensing capacitor's electrodes 112a and 152, and therefore partly determines the capacitance value. The depth "g''" measured from the top of layer 104a'' down to the top of layer 114a is determined by a combination of the 20 initial sensing cavity depth "g" (see Figure 1C) and the layer thicknesses "t1" and "t3". The depth "g''" becomes the effective sensing capacitor gap, which is an important TMCPS design parameter determining the TMCPS performance characteristics. The gap is easily adjusted, independently 25 of other sensor characteristics, for different sensor designs by changing the silicon etching time in Step 3 to vary the initial sensing cavity depth "g".

Besides affecting the gap "g''", the oxide layer 104a'' primarily determines the degree of insulation between wafer 30 A (102) and the P+ conductive diaphragm 152. It also plays a role in determining stray capacitance, as described hereinabove.

Similar to the cavity depth "g''", the groove depth "d''" is determined by a combination of the initial groove depth

"d" (see Figure 1B) and the layer thicknesses "t2" and "t3". The depth "d'" should be adjusted to make a suitably sized channel into the sensing cavity 108 if the sensor 100 is to be used as a differential pressure transducer. On the 5 other hand, the depth "d'" should be adjusted to leave a more shallow gap so that it can be more readily sealed off (see Figure 1I) if the sensor 100 is to be used in its preferred application as an absolute pressure sensor.

If the sensor 100 is to have an optional reference 10 capacitor 141 (see Figure 1L), then this Step 5 would also include forming a new insulating oxide layer (not shown) over the reference capacitor's conductive areas 113 in the grooves 107. Since the reference capacitor's conductive areas 113 may even be on the surface of the wafer A (102), 15 and do not require any gap, it may be suitable to simply cover the areas 113 with the same oxide layer 104a'' of thickness "t3" which covers the rest of the top surface of wafer A (102).

After the oxide layers 104a'', 114 have been grown, any 20 protrusions on the edges of the cavities due to sharp corner oxidation can be removed using a mask ("Mask 5") having a combination of the patterns on "Mask 1" and "Mask 2", but with larger dimensions.

25 Step 6. Figure 1F illustrates the result of treatments to Wafer B (150) which is then bonded to wafer A (102). First, wafer B (150) is heavily boron doped to form a P+ silicon diaphragm layer 152. As explained hereinabove, the manufacturing method of this invention allows the use of the 30 less-costly diffusion doping process (e.g., diffusion using solid source BN for 8 hours at approximately 1120°C, followed by an extra hour with 1.5 SLPM oxygen to soften the borosilicate glass so that it can be removed by etching in BHF for about 30 minutes). Note that the length of the time

used for the diffusion doping must be controlled to achieve the desired thickness "h" of the diaphragm layer 152. This diaphragm thickness "h" is a critical parameter in the design of TMCPS and is an important determinant of TMCPS characteristics and performance. Also as explained hereinabove, an important part of this invention is the preparation of the diaphragm layer 152 by CMP in order to make its diffusion doped surface smooth enough for good silicon fusion bonding (SFB). After CMP, the wafer A (102) and wafer B (150) are cleaned (e.g., by RCA cleaning), then bonded using SFB, and annealed (e.g., at 1000 °C for 1 hour).

Step 7. Figure 1G illustrates the result of removing all of wafer B (150) except for the diaphragm 152. The P+ etch-stop technique (e.g., dissolving the backside silicon in EDP at 115 °C) can be used to fabricate the diaphragm 152 with the designed thickness. Due to the etch-stop mechanism which greatly slows the etching rate upon reaching the P+ layer, the diaphragm 152 thickness can be easily controlled. This is the final determinant of the critical dimension of the diaphragm 152 thickness "h".

Step 8. Figure 1H illustrates the opening of a window for access to the fixed electrode contact 112c. Using a "Mask 6", etch the diaphragm 152 away from where it covers the fixed electrode contact 112c. This can be done, for example, using an SF6-based plasma etch, with photo-resist as the etching mask ("Mask 6").

If the sensor 100 is to have an optional reference capacitor 141 (see Figure 1L), then this Step 8 would also include opening a window for the reference capacitor contact 113c. If "Mask 6" is made to include the area 113c along

with the area 112c, then both of these areas 112c, 113c could be patterned and etched simultaneously.

Step 9. Figure 1I illustrates sealing the gap in the feedthrough groove 106'. This is an optional step, depending on whether a differential or absolute pressure sensor is desired. The groove gap 106' should be sealed only for an absolute pressure sensor, as discussed hereinabove. The groove gap 106' can be sealed by depositing a thin layer 120 (e.g., 1.0 μm) of low temperature oxide (LTO) over the entire top surface of the sensor 100, including the areas 120a above the diaphragm 152, the area 120b which covers the sides of the contact cavity 110 and thus seals the opening of the groove gap 106', and the area 120c which covers the fixed electrode contact 112c. Note that this step must be conducted in a vacuum in order to achieve a vacuum in the sensing capacitor cavity 108.

If there is an optional reference capacitor 141 (see Figure 1L) present in the sensor 100, then the reference capacitor contact 113c which was exposed in the previous step would also be covered by a portion (not shown) of the LTO layer 120.

Step 10. Figure 1J illustrates opening new windows 121 through the LTO layer 120 (using, for example, a "Mask 7" and dipping the wafer assembly 100 in BHF to remove the LTO). A fixed electrode contact window 121c is opened above the fixed electrode contact 112c. A diaphragm window 121a is also opened above the portion of the diaphragm 152a above the sensing capacitor cavity 108, so that the flexing part of the diaphragm 152 is pure silicon of the designed thickness "h". It may be desirable to make the diaphragm window slightly larger than the area of the sensing

capacitor cavity 108. Referring to Figure 1L, it can be seen that a diaphragm contact window 121d must be opened above a region of the diaphragm 152c where a diaphragm contact pad 132 can be placed.

5 If there is an optional reference capacitor 141 (see Figure 1L) present in the sensor 100, then a reference capacitor contact window (not shown) will need to be opened above the reference capacitor contact 113c. If "Mask 7" is made to include the area above the reference capacitor 10 contact 113c along with the areas for the other windows 121, then all of the windows could be opened simultaneously.

Step 11. Figures 1K and 1L show the result of metalizing to create contact pads 130, 132, and optional 131 for better 15 ohmic contact with the P+ conductive contact areas, which are, respectively, the fixed electrode contact 112c, the diaphragm contact 152c, and the optional reference capacitor contact 113c. The contact pads 130, 132, and optionally 131, are formed by metallization with a sputter and pattern 20 technique, using "Mask 8". The metal layer is, for example, approximately 7500Å of Al/Si/Cu.

Step 12. Figure 1L is a partly cut away illustration of a completed SFB TMCPS sensor 100. In this final step, the 25 wafer assembly (wafer A (102) plus wafer B (150)) is diced and then the resulting plurality of sensors 100 formed on the wafer assembly can be tested and packaged.

In this manner, capacitive pressure sensors can be fabricated which exhibit sensitivities of approximately 0.1 30 to 0.35 pF/psi in the linear TMCPS operating range.

SECOND PREFERRED EMBODIMENT - SIMPLIFIED MANUFACTURING
METHOD

The process discussed hereinabove for the first preferred embodiment of the TMCPS 100 of this invention can 5 be simplified to a three-layer process. Referring to the drawings, Figures 2A to 2F illustrate representative steps of a second preferred embodiment of a structure and manufacturing process design for a touch mode capacitive pressure sensor (TMCPS) 200 based on silicon fusion bonding 10 (SFB) technology. The resulting sensor 200 embodiment can be seen in Figure 2G, shown in a top view.

Throughout the following description of this embodiment of a sensor 200, a reference capacitor 241 will be included in the construction details. It should be understood that 15 this reference capacitor 241 is an optional part of the overall sensor 200, and it is within the scope of this invention to manufacture a sensor 200 without a reference capacitor 241 by eliminating those parts of the herein described manufacturing process which are related to the 20 reference capacitor 241 and its various components.

The following description also assumes that the preferred embodiment is a vacuum-reference, absolute pressure sensor. It should be apparent to those skilled in the art that this design could be changed to a differential 25 pressure sensor by adding process steps which would vent the sensing cavity 208 to a second port. This could be done, for example, by etching a hole through the backside insulation layer 204b, wafer silicon 202 and insulator 214 into an edge of the sensing cavity 208 at a periphery of the 30 insulator 214 where the diaphragm 252a would not be touching.

In general, this second preferred embodiment of a SFB TMCPS 200 has been simplified in a way which reduces manufacturing costs even further than the process described

hereinabove for the first preferred embodiment 100, but still maintains excellent sensor performance. Although this second embodiment sensor 200 does not use a floating bottom electrode, it will be seen that various techniques have been utilized to minimize and counteract the attendant stray capacitance effects, especially through use of a minimum-sized diaphragm 252a over a proportionally maximized size sensing cavity 208, and also through use of an optional but preferred reference capacitor 241 built-in to the same chip as the sensing capacitor 240. In order to simplify the construction to this sensor 200, the substrate, Wafer A (202), as a whole is used as the bottom electrode(s) for the sensing capacitor 240 and the optional reference capacitor 241. The gap "g" is defined by the thickness "t3" of a thermally grown oxide layer 204a. Since there is no electrode feedthrough required, the hermetically sealed sensing cavity 208 can be formed by silicon fusion bonding without introducing extra processes other than the CMP process for the diaphragm layer 252 as described hereinabove for the first embodiment 100. There are preferably two capacitors 240, 241 constructed on the sensor chip 200. One (240) is constructed with a P+ silicon diaphragm 252a and the substrate 202 separated by a sensing cavity 208 and insulator 214, plus the surrounding bonding area 260. This capacitor 240 is pressure sensitive and preferably designed to operate mostly in the linear touch mode. The other capacitor 241 is constructed with a P+ silicon diaphragm 252d and the substrate 202 separated by the oxide layer 204a in the remainder 261 of the diaphragm layer 252 bonding area. It is insensitive to pressure and can be used as a reference capacitor 241. The completed sensor chip 200 is, for example, approximately 1.0 mm x 1.5 mm x 0.4 mm in size. For this exemplary size of chip 200, the diaphragm 252a can

range in size, for example, approximately 300 - 400 μm in diameter.

Although the Figures 2A to 2G illustrate a single sensor at various stages in the process, it should be
5 understood that these process steps are applied simultaneously to all the plurality of sensors, not shown, but contained within the bounds of the same wafer assembly which contains the illustrated sensor.

A second exemplary SFB TMCPS fabrication process, for
10 fabricating a plurality of SFB TMCPS sensors according to the invention, includes the following process steps.

Although the steps are numbered for convenient reference, it is within the scope of this invention to fabricate a sensor using some or all of these steps, and in any order. It
15 should also be understood that the labeling of the steps is arbitrary, for the convenience of this explication, so that a given "step" may actually include several discrete manufacturing processes or process stages.

20 Step 0. Begin with two single crystal silicon wafers: Wafer A (202) which will be used for the substrate, and Wafer B (250) which will be used to form the diaphragm layer 252. Wafer A (202) is, for example, a P-type silicon wafer, <100> orientation, with a resistivity of 2-5 ohm-cm. Wafer
25 B (250) is, for example, a P-type silicon wafer, <100> orientation, with a resistivity of 2-5 ohm-cm.

Step 1. Wafer A (202) is prepared with a thick (e.g., approximately 2.2 μm) layer of oxide 204 (204a, 204b as can
30 be seen in the step 2 illustration of Figure 2A) thermally grown on both flat sides. The thickness of the backside oxide layer 204b is not critical, but the thickness "t3" of the top oxide layer 204a determines the initial gap of the capacitive pressure sensor. The same thickness of oxide for

the backside oxide layer 204b can be used not only as a wet silicon etch mask, but also compensates for the stress in the top oxide layer 204a so that the wafer can keep flat for the silicon fusion bonding process.

5

Step 2. Figure 2A illustrates a sensing cavity 208 etched into the top oxide layer 204a. The cavity can be any shape, according to the TMCPS design, but is typically circular, square, or rectangular. In this example the cavity 208 is 10 assumed to be round, as shown in Figure 2G. To form the sensing cavity 208 the oxide layer 204a is etched completely through, stopping at the top surface of the silicon substrate 202, thereby creating a sensing cavity depth of "g" which is approximately the same as the top oxide layer 15 204a thickness "t3". The oxide in cavity area is etched using, for example, reactive ion etching (RIE), which can produce very vertical sidewalls after etching. The portion of the silicon substrate 202 which is exposed by the sensing cavity 208 becomes the fixed electrode 212 for the sensing 20 capacitor 240.

Step 3. Figure 2B illustrates a capacitor-quality insulator (dielectric) layer 214 grown, using known techniques (e.g., wet oxidation at 950 °C) on the bottom of 25 the sensing cavity 208. The insulating layer 214 is grown to a thickness "t1" (e.g., 0.1 μ m) according to the design of the sensor 200 and is critical to provide electrical isolation when the diaphragm 252a touches the bottom of the cavity 208 during touch mode operation of the TMCPS.

30

Step 4. Figure 2C illustrates the bonded assembly of the two wafers, wafer A (202) and wafer B (250). Before bonding, the top wafer B (250) must be prepared as in the first embodiment described hereinabove: a well-defined

thickness "h" of heavily doped boron (using a diffusion process) creates a P+ silicon layer 252; the now-roughened surface of the P+ layer 252 is suitably polished using chemical-mechanical polishing (CMP); and then wafer B (250) 5 is bonded to the substrate wafer A (202) using the silicon fusion bonding (SFB) technique, with the P+ silicon diaphragm layer 252 bonded to the insulating oxide layer 204a. No alignment is required during the bonding. The bonding is performed in a vacuum in order to provide a 10 vacuum reference in the resulting hermetically sealed sensing cavity 208.

Step 5. Figure 2D illustrates the wafer assembly 200 after dissolving away the unwanted portion of wafer B (250). 15 After bonding in the previous step, the wafer assembly 200 is immersed in a dopant-dependent etchant (such as EDP, KOH and TMAH) to dissolve the pure silicon portion of wafer B (250) until reaching the P+ silicon layer 252. Standard etch-stop techniques can be used to accurately control the 20 dissolving time and thereby control the performance-critical dimension "h" which is the resulting thickness of the diaphragm layer 252.

Step 6. Figures 2E and 2G illustrate the important step of 25 patterning and etching the diaphragm layer 252. This can be done, for example, using an SF6-based plasma etch, with photo-resist as the etching mask. The diaphragm layer 252 is etched completely through, stopping at the underlying oxide layer 204a to create a groove 255 around the cavity 30 208 and extending out to one side of the chip 200. The groove 255 defines the extent of the sensing diaphragm 252a (with a connecting path 252b to a diaphragm contact area 252c) and electrically isolates the areas 252a, 252b, and 252c from the remainder 252d of the diaphragm layer 252.

The dashed line marks the periphery 209 of the sensing cavity 208 hidden under the sensing diaphragm 252a, so it can be seen that the area 260 between the groove 255 and the sensing cavity periphery 209 becomes the bonding area for 5 the sensing diaphragm 252a. This diaphragm bonding area 260 must be minimized (along with the connected areas 252b and 252c) in order to minimize stray capacitance, but the minimum bonding area must be determined by good design practices to provide adequate strength for that bond which 10 is continually stressed by the flexing of the sensing diaphragm 252a in response to the pressures being sensed.

Using another mask, a fixed electrode cavity 210 is etched through an area of the top oxide layer 204a near the edge approximately as shown to expose the surface of the 15 substrate 202.

Step 7. Figures 2F and 2G illustrate the addition of metalized contact pads 230, 231, 232 for connecting the sensor 200 to an interface circuit. This can be done, for 20 example, by forming aluminum contact pads using a lift-off technique. Diaphragm contact pad 232 applied to the diaphragm contact area 252c provides an electrical connection point for the sensing diaphragm 252a (the moving electrode of the sensing capacitor 240). Reference 25 capacitor contact pad 231 provides an electrical connection point for the top electrode 252d of the reference capacitor 241, and substrate contact pad 230, applied to the surface of the substrate 202 which is exposed in the bottom of the fixed electrode cavity 210, provides an electrical 30 connection point for the bottom (fixed) electrode of both the sensing capacitor 240 and the reference capacitor 241.

Step 8. Figure 2G is a top view illustration of a completed SFB TMCPs sensor 200. In this final step, the

wafer assembly (wafer A (202) plus wafer B (250)) is diced and then the resulting plurality of sensors 200 formed on the wafer assembly can be tested and packaged.

This simplified process of the second preferred 5 embodiment utilizes single-side processing of silicon wafers. It only requires three non-critical masking steps and can produce very high yield.

In the preferred embodiments of manufacturing processes described hereinabove, it should be apparent to those 10 skilled in the art that the manufacturing processes described are not specific to any particular shape or size of sensing cavities (e.g., 108, 208). The sensing cavities could be square, rectangular, or circular (as in most CPS designs), or they could even be any shape of enclosed area 15 having a flat surface for bonding to the diaphragm. In like fashion, it should be apparent to those skilled in the art that the sensor manufacturing processes of this invention can be applied to capacitive pressure sensors and other diaphragm-containing devices whether or not they function as 20 a touch mode capacitive pressure sensor.

Although the invention has been illustrated and described in detail in the drawings and foregoing description, the same is to be considered as illustrative and not restrictive in character, it being understood that only 25 preferred embodiments have been shown and described, and that all changes and modifications that come within the spirit of the invention are desired to be protected. Undoubtedly, many other "variations" on the "themes" set forth hereinabove will occur to one having ordinary skill in the art to which the 30 present invention most nearly pertains, and such variations are intended to be within the scope of the invention, as disclosed herein.

What is claimed is:

1. A method of fabricating silicon capacitive sensors,
5 characterized by the steps of:
 - providing a first silicon wafer (102) and a second silicon wafer (150);
 - for each sensor (100), etching a groove (106) in the first silicon wafer (102);
 - 10 for each sensor (100), etching a sensing cavity (108) and a contact cavity (110), each cavity connected to an opposing end of the groove (106) in the first silicon wafer (102);
 - for each sensor (100), after etching the groove (106) and the cavities (108, 110), forming a continuous and connected conductive area (112, 112a, 112b, 112c) in the bottoms of the groove (106) and the cavities (108, 110), in the first silicon wafer (102);
 - 15 forming a P+ conductive diaphragm layer (152) on the second silicon wafer (150) by means of diffusion doping;
 - after forming the diaphragm layer (152) on the second silicon wafer (150), preparing the surface of the diaphragm layer (152) for bonding by polishing with a chemical-mechanical polishing (CMP) process;
 - 20 bonding the first silicon wafer (102) and the second silicon wafer (150) together using a silicon fusion bonding (SFB) technique;
 - dissolving the second silicon wafer (150), except for the diaphragm (152);
 - 25 after dissolving the second silicon wafer (150), for each sensor, etching open a window through the diaphragm layer (152) to the fixed electrode contact cavity (110) on the first silicon wafer (102); and

dicing a plurality of sensors (100) formed from the first (102) and second (150) silicon wafers.

2. Method, according to claim 1, including the steps of:

5 providing the first silicon wafer (102) as an N-type silicon wafer, <100> orientation, with resistivity of 5-10 ohms; and

10 providing the second silicon wafer (150) as a P-type silicon wafer, <100> orientation, with resistivity of 2-5 ohm-cm.

15 3. Method, according to claim 1, including the steps of:

for each sensor (100), after forming a conductive area (112a) in the bottom of the sensing cavity (108),
15 forming an oxide layer (114a) over the conductive area (112a) in the bottom of the sensing cavity (108), in the first silicon wafer (102); and

20 after forming a conductive area (112b) in the bottom of the groove (106) which connects to the sensing cavity conductive area (112a), forming an oxide layer (114b) over the conductive area (112b) in the bottom of the groove (106) and extending into the sensing cavity (108), in the first silicon wafer (102).

25 4. Method, according to claim 1, wherein the grooves (106, 106') are sealed by the steps of:

depositing LTO (120, 120a, 120b, 120c); and
opening windows above a diaphragm (121a), above a fixed electrode contact (121c), above a diaphragm contact (121d), and above a reference capacitor contact (113c), by
30 masking and etching the LTO.

5. Method, according to claim 1, including the step of:

for each sensing capacitor (140) in each sensor (100), fabricating an associated reference capacitor (141)

with a reference capacitor bottom electrode (113a), a reference capacitor bottom electrode contact (113c), a reference capacitor feedthrough (113b) which electrically connects the reference capacitor bottom electrode to the 5 reference capacitor bottom electrode contact, a reference capacitor contact pad (131), a dielectric oxide layer (104a''), and a top electrode which is the diaphragm layer (152).

6. Method, according to claim 1, including the steps 10 of:

for each sensor (100), after etching open a window through the diaphragm layer (152) to the fixed electrode contact cavity (110) on the first silicon wafer (102); and
depositing metallization on the fixed electrode

15 contact (112c) to form a sensing capacitor fixed electrode (112a) contact pad (130), and depositing metallization on the diaphragm (152) (sensing capacitor moving electrode) to form a diaphragm contact pad (132).

7. Method, according to claim 6, wherein:

20 the metallization for the contact pads (130, 131, 132) is approximately 7500Å Al/Si/Cu.

8. Method, according to claim 1, including the steps of:

25 etching the groove using SF6-based plasma etching; and

implanting the conductive area as an implanted P+ doped electrode.

9. Method, according to claim 1, including the step of:

30 etching the cavities (108,110) using SF6-based plasma etching.

10. Method, according to claim 9, further including the step of:

during the step of etching the cavities (108,110), overetch to create a step around the periphery of the cavities.

11. Method, according to claim 10, further including
5 the step of:

 during etching the cavities (108,110), round off edges of the cavities.

12. Method, according to claim 1, further including the steps of forming the conductive area into a bottom electrode
10 by:

 applying and patterning a masking layer; and
 heavily diffusing boron (P+) to form a bottom electrode (112a) for each sensor.

13. Method, according to claim 1, further including the
15 step of creating the (P+) doped diaphragm layer (152) on the second silicon wafer by:

 heavy boron diffusion doping using solid source BN.

14. Method, according to claim 13, further including the step of diffusing by:

20 performing boron diffusion of the second silicon wafer at approximately 1120°C, followed by 1.5 SLPM oxygen to soften the diaphragm layer (152) so that it can be removed by etching, such as in BHF.

15. Method, according to claim 1, further including the
25 step of:

 prior to silicon fusion bonding the wafers (102, 150), preparing the wafers for silicon fusion bonding by RCA cleaning.

16. Method, according to claim 1, including the step of
30 dissolving the second silicon wafer (150) by:

 dissolving in EDP.

17. A silicon capacitive sensor (100) including a first silicon wafer (102) and a second silicon wafer (150), characterized by:

a groove (106) etched in the first silicon wafer (102) for each sensor (100);

5 a sensing cavity (108) and a contact cavity (110) connected to an opposing end of the groove (106) in the first silicon wafer (102) for each sensor (100);

a continuous and connected conductive area (112, 112a, 112b, 112c) in the bottoms of the groove (106) and the cavities (108, 110), in the first silicon wafer (102) for each sensor (100);

10 a P+ conductive diaphragm layer (152) on the second silicon wafer (150);

the first (102) and second (150) wafers being bonded together; and

15 a window through the diaphragm layer (152) to the fixed electrode contact cavity (110) on the first silicon wafer (102).

18. A silicon capacitive sensor, according to claim 17, characterized in that:

20 the first silicon wafer (102) is an N-type silicon wafer with resistivity of 5-10 ohms; and

the second silicon wafer (150) is a P-type silicon wafer with resistivity of 2-5 ohm-cm.

19. A silicon capacitive sensor, according to claim 17, characterized in that:

25 an oxide layer (114a) is over the conductive area (112a) in the bottom of the sensing cavity (108) for each sensor (100), in the first silicon wafer (102); and

30 an oxide layer (114b) is over the conductive area (112b) in the bottom of the groove (106) and extending into the sensing cavity (108), in the first silicon wafer (102).

20. A silicon capacitive sensor, according to claim 17, characterized in that:

the grooves (106, 106') are sealed by a deposited layer of LTO (120, 120a, 120b, 120c); and

windows through the LTO above a diaphragm (121a), above a fixed electrode contact (121c), above a diaphragm contact (121d), and above a reference capacitor contact (113c).

5 21. A silicon capacitive sensor, according to claim 17, further characterized by:

an associated reference capacitor (141) with a reference capacitor bottom electrode (113a), a reference capacitor bottom electrode contact (113c), a reference 10 capacitor feedthrough (113b) which electrically connects the reference capacitor bottom electrode to the reference capacitor bottom electrode contact, a reference capacitor contact pad (131), a dielectric oxide layer (104a''), and a top electrode forming the diaphragm layer (152) for each 15 sensing capacitor (140) in each sensor (100).

22. A silicon capacitive sensor, according to claim 17, characterized in that:

deposited metallization on the fixed electrode contact (112c) forms a sensing capacitor fixed electrode 20 (112a) contact pad (130) for each sensor (100); and

deposited metallization on the diaphragm (152) (sensing capacitor moving electrode) to form a diaphragm contact pad (132) for each sensor (100);

23. A method of fabricating silicon capacitive sensors 25 (200) from a first silicon wafer (202) and a second silicon wafer (250), characterized by the steps of:

preparing the first silicon wafer (202) with a layer of oxide (204a) on one side, with the thickness (t3);

30 forming the sensing cavity (208) by etching a cavity shape completely through the oxide layer (204a);

forming a P+ conductive diaphragm layer (252) on the second silicon wafer (250) by means of diffusion doping;

preparing the surface of the diaphragm layer (252) for bonding by polishing with a chemical-mechanical polishing (CMP) process;

5 bonding the first (202) and second (250) wafers together using silicon fusion bonding (SFB);

dissolving the second silicon wafer (250), except for the diaphragm layer (252);

10 etching through the diaphragm layer (252) and stopping at the underlying oxide layer (204a) to create a groove (255) around the cavity (208) that defines the extent of the sensing diaphragm (252); and

15 etching a window through the diaphragm layer (252) and the oxide layer (204a) and stopping at the underlying first silicon wafer (202) to create a fixed electrode contact cavity (210).

24. Method, according to claim 23, characterized in that:

the first silicon wafer (202) is a P-type silicon wafer with resistivity of 2 to 5 ohm-cm; and

20 the second silicon wafer (250) is a P-type silicon wafer with resistivity of 2 to 5 ohm-cm.

25. Method, according to claim 23, characterized by the step of:

25 forming an oxide layer (214) in the bottom of the sensing cavity (208) for each sensor (200).

26. Method, according to claim 23, further characterized by the step of:

30 for each sensing capacitor (240) in each sensor (200), using the area covered by the remainder of the diaphragm (252) as an associated reference capacitor (241) with a reference capacitor bottom electrode, an oxide layer (204a) and a top electrode.

27. Method, according to claim 26, characterized by the step of:

depositing metallization on a portion of the remainder of the diaphragm layer (252) to form a reference 5 capacitor contact pad (231) for each sensor (200).

28. Method, according to claim 23, characterized by the step of:

depositing metallization on the exposed silicon surface of the first wafer (202) to form a sensing capacitor 10 fixed electrode contact pad (230), and depositing metallization on the diaphragm (252) to form a diaphragm contact pad (232) for each sensor (200).

29. A silicon capacitive sensor (200), including a first silicon wafer (202) and a second silicon wafer (250), 15 characterized by:

the first silicon wafer having a layer of oxide (204a) on one side, with the thickness (t3) determined by a designed gap (g') of a sensing cavity (208);

the sensing cavity (208) being formed through the 20 oxide layer (204a);

a P+ conductive diaphragm layer (252) being on the second silicon wafer (250);

the first (202) and second (250) wafers being bonded together;

25 the second silicon wafer (250) being only the diaphragm layer (252);

a groove (255) around the sensing cavity (208) to define the extent of the diaphragm layer (252a) with a connecting path (252b) to a diaphragm contact area (252c);

30 and

a window through the diaphragm layer (252) and the oxide layer (204a), stopping at the underlying first silicon wafer (202), to create a fixed electrode contact cavity (210).

30. The silicon capacitive sensor, according to claim 29, characterized in that:

the first silicon wafer (202) is a P-type silicon 5 wafer, with resistivity of 2 to 5 ohm-cm; and

the second silicon wafer (250) is a P-type silicon wafer with resistivity of 2 to 5 ohm-cm.

31. The silicon capacitive sensor, according to claim 29, characterized in that:

10 an oxide layer (214) is formed in the bottom of the sensing cavity (208) for each sensor (200).

32. The silicon capacitive sensor, according to claim 29, further characterized in that:

15 for each sensing capacitor (240) in each sensor (200), the area covered by the diaphragm layer (252) forms an associated reference capacitor (241) with a reference capacitor bottom electrode (202), a dielectric oxide layer (204a), and a top electrode which is the remainder of the diaphragm layer (252).

20 33. The silicon capacitive sensor, according to claim 32, characterized in that:

metallization deposited on a portion of the remainder of the diaphragm layer (252) forms a reference capacitor contact pad (231) for each sensor (200).

25 34. The silicon capacitive sensor, according to claim 29, characterized in that:

metallization deposited on the exposed silicon surface of the first wafer (202) forms a sensing capacitor fixed electrode contact pad (230); and

30 metallization deposited on the diaphragm layer (252) forms a diaphragm contact pad (232) for each sensor (200).

35. A method for forming an electrical feedthrough (112b) to a conductor (112a) in a cavity (108) formed in a

first silicon wafer (102), wherein the first silicon wafer is bonded to a second silicon wafer (250), characterized by the steps of:

etching a groove (106) in the first silicon wafer (102);

etching the cavity (108) and a contact cavity (110), each cavity connected to an opposing end of a groove (106) in the first silicon wafer (102);

forming a continuous and connected conductive area (112, 112a, 112b, 112c) in the bottoms of the groove (106) and the cavities (108, 110), in the first silicon wafer (102);

bonding the first (102) and second (150) wafers together using silicon fusion bonding (SFB); and

etching a window through the second wafer (250) to the cavity (110) on the first silicon wafer (102).

36. Method, according to claim 35, including the steps of:

forming an oxide layer (114a) over the conductive area (112a) in the bottom of the sensing cavity (108), in the first silicon wafer (102); and

forming an oxide layer (114b) over the conductive area (112b) in the bottom of the groove (106) and extending into the cavity (108), in the first silicon wafer (102).

25 37. Method, according to claim 35, including the steps of sealing the grooves (106, 106') by:

depositing LTO (120, 120a, 120b, 120c); and

opening a window (121c) above the conductive contact (112c), by masking and etching the LTO.

30 38. Method for forming a silicon-to-silicon fusion bond wherein at least one of the two surfaces (152, 252) to be bonded has been heavily boron-doped by diffusion, characterized by the step of preparing each doped surface

(152, 252) for silicon fusion bonding (SFB) by polishing the surface with a Chemical-Mechanical Polishing (CMP) process.

1/5




FIGURE 1A




FIGURE 1B




FIGURE 1C




FIGURE 1D




FIGURE 1E




FIGURE 1F

2/5




FIGURE 1G




FIGURE 1H




FIGURE 1I




FIGURE 1J




FIGURE 1K

3/5




FIGURE 2A




FIGURE 2B




FIGURE 2C




FIGURE 2D




FIGURE 2E




FIGURE 2F




FIGURE 1L

5/5




FIGURE 2G




FIGURE 3

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 99/16140

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 G01L9/12

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 G01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
P, X	Q. WANG ET AL.: "SI-TO-SI FUSION BONDED TOUCH MODE CAPACITIVE PRESSURE SENSORS" MECHATRONICS., vol. 8, August 1998 (1998-08), pages 467-484, XP004134433 PERGAMON PRESS, OXFORD., GB ISSN: 0957-4158 figure 15 ---	1-22, 35-38
A	DE 91 02 748 U (H. PLÖCHINGER) 4 July 1991 (1991-07-04) figures 1,1A,1B ---	1,17,35
A	EP 0 610 806 A (CSEM, CENTRE SUISSE D'ELECTRONIQUE ET DE MICROTECHNIQUE S.A.) 17 August 1994 (1994-08-17) figures 7,8 ---	1,17
Y	---	23,29
	---	-/-

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

*** Special categories of cited documents :**

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

8 November 1999

Date of mailing of the international search report

22/11/1999

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl.
Fax: (+31-70) 340-3016

Authorized officer

Van Assche, P

INTERNATIONAL SEARCH REPORT

Internatinal Application No

PCT/US 99/16140

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	C. GUI ET AL.: "HIGH ASPECT RATIO SINGLE CRYSTALLINE SILICON MICROSTRUCTURES BABBICATED WITH MULTI LAYER SUBSTRATES" TRANSDUCERS '97 - 1997 INTERNATIONAL CONFERENCE ON SOLID-STATE SENSORS AND ACTUATORS, vol. 1, 16 - 19 June 1997, pages 633-636, XP002121907 CHICAGO abstract	23, 29
X	US 5 706 565 A (D.R. SPARKS ET AL.) 13 January 1998 (1998-01-13) the whole document	38
Y	US 5 600 072 A (S.-H. S. CHEN ET AL.) 4 February 1997 (1997-02-04) the whole document	23, 29
A	EP 0 302 654 A (SPECTROL RELIANCE LIMITED) 8 February 1989 (1989-02-08) the whole document	1, 17, 35